DarkRISCV – An Open Source RISC-V Core for FPGAs

RISC-V

DarkRISCV: An open source RISC-V implemented from scratch in one night! GitHub user darklife writes:

Developed in a magic night of 19 Aug, 2018 between 2am and 8am, the darkriscv is a very experimental implementation of the open source RISC-V instruction set. Nowadays, after one week of exciting sleepless nights of work (which explains the lots of typos you will found ahead), the darkriscv reached a very good quality result, in a way that the “hello world” compiled by the standard riscv-elf-gcc is working fine!

See the GitHub repository for the full story on implementing RISC-V for FPGAs and the code to do so.